W9725G6IB
7.2.2.2 DLL Enable/Disable
The DLL must be enabled for normal operation. DLL enable is required during power-up initialization,
and upon returning to normal operation after having the DLL disabled. The DLL is automatically
disabled when entering Self Refresh operation and is automatically re-enabled and reset upon exit of
Self Refresh operation. Any time the DLL is enabled (and subsequently reset), 200 clock cycles must
occur before a Read command can be issued to allow time for the internal clock to be synchronized
with the external clock. Failing to wait for synchronization to occur may result in a violation of the t AC
or t DQSCK parameters .
BA1
BA0
A12
A11 A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
Address Field
0
1
Qoff
0* 1 DQS
OCD program
Rtt
BT
Additive WR Latency
Rtt O.I.C DLL
Extended Mode Register (1)
BA1
0
0
1
1
BA0
0
1
0
1
MRS mode
MR
EMR (1)
EMR (2)
EMR (3)
A6
0
0
1
1
A2
0
1
0
1
Rtt (nominal)
ODT Disabled
75 ohm
150 ohm
50 ohm* 2
A0
0
1
DLL Enable
Enable
Disable
Driver impedance adjustment
A9 A8 A7
OCD Calibration Program
0 0 0
0 0 1
OCD calibration mode exit; matain setting
Drive (1)
Additive Latency
0
1
0
Drive (0)
A5
A4
A3
Latency
1
1
0 0
1 1
Adjust mode* 3
OCD Calibration default* 4
0
0
0
0
0
1
0
1
0
0
1
2
A12
0
1
A10
Qoff (Optional)* 5
Output buffer enabled
Output buffer disabled
DQS
0
1
1
1
1
1
0
0
1
1
1
0
1
0
1
3
4
Reserved
Reserved
Reserved
0
Enable
1
Disable
Output Driver Impedance Control
A10
(DQS Enable)
Strobe Function Matrix
DQS DQS
A1
Output driver
impedance control
Driver
size
0 (Enable)
1 (Disable)
DQS
DQS
DQS
Hi-z
0
1
Normal
Reduced
100%
60%
Notes:
1. A11 default is “0 “ RDQS disabled .
2. Optional for DDR2-667, mandatory for DDR2-800.
3. When Adjust mode is issued, AL from previously set value must be applied.
4. After setting to default, OCD calibration mode needs to be exited by setting A9-A7 to 000. Refer to the section 7.2.3 for
detailed information.
5. Output disabled - DQs, LDQS, LDQS , UDQS, UDQS . This feature is used in conjunction with DIMM I DD measurements
when I DDQ is not desired to be included.
Figure 3 — EMR (1)
Publication Release Date: Oct. 23, 2009
- 12 -
Revision A04
相关PDF资料
W9725G6JB25I IC DDR2 SDRAM 256MBIT 84WBGA
W9725G6KB-25I IC DDR2 SDRAM 256MBIT 84WBGA
W972GG6JB-3I IC DDR2 SDRAM 2GBITS 84WBGA
W9751G6IB-25 IC DDR2-800 SDRAM 512MB 84-WBGA
W9751G6KB-25 IC DDR2 SDRAM 512MBIT 84WBGA
W9812G6JH-6I IC SDRAM 128MBIT 54TSOPII
W9816G6IH-6I IC SDRAM 16MBIT 50TSOPII
W9825G6JH-6I IC SDRAM 256MBIT 54TSOPII
相关代理商/技术参数
W9725G6JB 制造商:WINBOND 制造商全称:Winbond 功能描述:4M ? 4 BANKS ? 16 BIT DDR2 SDRAM
W9725G6JB-25 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR2 SDRAM 256M-Bit 16Mx16 1.8V 84-Pin WBGA 制造商:Winbond Electronics 功能描述:512MB DDRII
W9725G6JB25I 功能描述:IC DDR2 SDRAM 256MBIT 84WBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:150 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:2.5 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-VFDFN 裸露焊盘 供应商设备封装:8-DFN(2x3) 包装:管件 产品目录页面:1445 (CN2011-ZH PDF)
W9725G6KB-18 制造商:Winbond Electronics 功能描述:IC MEMORY 制造商:Winbond Electronics Corp 功能描述:IC MEMORY
W9725G6KB-25 功能描述:IC DDR2 SDRAM 256MBIT 84WBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1 系列:- 格式 - 存储器:闪存 存储器类型:闪存 - NAND 存储容量:4G(256M x 16) 速度:- 接口:并联 电源电压:2.7 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:48-TFSOP(0.724",18.40mm 宽) 供应商设备封装:48-TSOP I 包装:Digi-Reel® 其它名称:557-1461-6
W9725G6KB-25 TR 制造商:Winbond Electronics Corp 功能描述:256M DDR2-800, X16
W9725G6KB25A 制造商:WINBOND 制造商全称:Winbond 功能描述:DLL aligns DQ and DQS transitions with clock, Data masks (DM) for write data, Write Data Mask
W9725G6KB25I 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR2 SDRAM 256M-Bit 16Mx16 1.8V 84-Pin WBGA 制造商:Winbond Electronics 功能描述:IC DDR2 SDRAM 256M 2.5NS 84WBGA 制造商:Winbond Electronics Corp 功能描述:IC DDR2 SDRAM 256M 2.5NS 84WBGA 制造商:Winbond 功能描述:DRAM Chip DDR2 SDRAM 256M-Bit 16Mx16 1.8V 84-Pin WBGA